
LIFE SOUND **NOISE RESET** DDD VECTOR RAM D D D D D D A AAA A A A D D AAA **VECTOR ROM** Ď D D **PROGRAM**

RCUITRY

RAM is the temporary storage space for APU and is enabled when ZPAGE (Zero enable) is low. When R/WB (from the is low, the RAM stores the data byte in-DBO thru DB7) at the location addressed MPU address bus (ABO thru AB7). When is high, the MPU reads the stored data at the addressed location.

e signal RAMSEL, when low, has the efof swapping pages 2 and 3 within the This allows greater programming flex-



-04 P.C. Boards (ROMs)	-05 and -06 P.C. Boards (ROMs)									
035143-02 C1	035143-02 E/F2									
035144-02 D/E1	035144-02 H2									
035145-02 F1	035145-02 J2									


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL Reproduction forbidden without the specific written permission of Atari, inc., Sunnyale, California. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof, except for manufacture by vendors of Atari, incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



W A Warner Communications Company

Sheet 1, Side B ASTEROIDS Microprocessor

Section of 034986-01 thru -04 H 034986-05 and -06 B



RESE!----

1/2/3/4/5/6

FROM SWITCH INPUTS SHEET 2, SIDE B

d revision.

n

ic

R9 le

es /e 16

12 dier

C

ne


to

11


is disabled by TEST.

ROM/PROM CIRCUITRY


Program Memory for the Asteroid tained in PROMs for the -01 version ROMs for the -02 version of the PCI equivalent to four PROMs. All PROM a common enable must be removed ing with a ROM. For example, rem locations F2, H1, L2 and L1 before ROM at location F1.








POWER INPUT




This circuitry consists of the PCE inputs and outputs for the +5 VDC logic power and 36 VAC input to the on board regulators. The +5 VDC inputs and outputs are discussed on Sheet 1, Side A of this schematic set.

The 36 VAC inputs are received by two full wave rectifiers. Diodes CR9 and CR10 rectify the negative cycle of the input and the 7915 regulates the voltage at -15 VDC. Diodes CR11 and CR12 rectify the positive pulse of the 36 VAC input and the 7815 regulates the voltage at + 15 VDC. The 7812 regulates at + 12 VDC. The 7805 regulates an additional 5 VDC for the DACs. Zener diode CR14 supplies the +8.2 VDC for the sample and hold circuit. The +22V (unregulated) is used to power operational amplifiers P11 and L8 in the audio output.




CLOCK CIRCUIT




The clock circuit consists of verters and counters C4 and B4 crystal frequency down to the Asteroids game.


POWER RESET AN




During inital power-up, the delayed charging of capacitor C25 causes a preset of flip-flop D4 and a clear of counter D5. This results in holding RESET input to the MPU low. When the charge of C25 reaches about 1.5 VDC, preset and clear inputs are removed. Counter D5 counts to 128 at 3 KHz rate and RESET is removed (goes high) from the input of the MPU. This allows the logic power input to the PCB to stabilize before allowing the MPU to begin its initialization routine.

If the MPU program is operating properly, the MPU address decoding circuitry will output the WDCLR (Watchdog clear) signal at predetermined intervals. This serves to clear counter D5 before it counts up to the state that will create the RESET condition. If the MPU program strays from its intended sequence and does not output the WDCLR signal, counter D5 will count up to the RESET state and cause the MPU to return to its initialization routine.





DECODING CIRCUITRY



DMAGO

LS42 DECODER The address decoder performs the function of turning on or enabling the appropriate circuitry at the critical time, so that information can be transferred back and forth between the game circuitry and the MPU. The memory map below is for the Asteroids game.

If you are going to use the Automatic RAM/ROM Tester, please remember to remove MPU C3 and ground the WDOG DISABLE test point.

5 A14	1 4421	A421	4	DDR	ESS	A8 1	Δ7 Ι	Δ6.	Δ5 1	A4 I	Δ3	A2	A1 1	AO	R/W	D7 I	D6 i		DATA D4 I	D3	D2	D1	DO	FUNCTION
0 0	0 0 0	AIZ	A!!	A10	0 1 1	1 0 1	A A A	A A A	A A A	A A A	AAAA	A A A	4 4 4	444		0 0 0	D D	D D D	D D D	0 0 0	000	D D D	D	ZERO & ONE PAGE RAM PLAYER 1 RAM PLAYER 2 RAM
0 0 0	1 1 1 1	0 0 0	0 0 0	0 0 0								0 0 0	0 1 1 0	1 0 1 0	8 8 8	0000								3 KHz HALT HYPERSPACE SW FIRE SW
0 0 0	1 1 1 1	0 0 0	0000	0 0 0 1								1 1 0	0 1 1 0	1 0 1 0	R R R R	م م م م	×							DIAG. STEP SLAM SW SELF TEST SW LEFT COIN SW
0 0	1 1 1	0 0 0	0000	1 1 1								0 0 0 1	0 1 1 0	1 0 1 0	R R R	مممم		7			,			CENTER COIN SW RIGHT COIN SW 1 PLYR START SW 2 PLYR START SW
0 0 0	1 1 1	0 0 0	0 0 1	1 1 0								1 1	0 1 1 0	1 0 1 0	RRRR	000						D	D	THRUST SW ROT RIGHT SW ROT LEFT SW OPT SW (SW8, SW7)
0 0	1 1 1	0 0	1 1	000									0 1 1	1 0 1	R R							000	000	OPT SW (SW6, SW5) OPT SW (SW4, SW3) OPT SW (SW2, SW1)
0 0 0	1 1 1 1	1 1 1 1	0 0 0	0 0 0	0 1 1 1										* * * * * * * * * * * * * * * * * * *						D	D	D	DMAGO 2 PLYR START LAMP 1 PLYR START LAMP RAMSEL
0 0 0	1 1 1 0	1 1 1	0000	0 0 0 1	1 1 0										× × ×			D	D	D				COIN CNTRL LEFT COIN CNTRC CENTER COIN CNTRR RIGHT WDCLR
0 0	1 1 1 1	1 1 1	0 0 1 1	1 1 0 0	1 0 0										× × ×	D	D	D	D D	ם ם	D D	D	D	EXPLOSION PITCH EXPLOSION VOLUME THUMP VOLUME THUMP FREQUENCY
0 0 0	1 1 1 1	1 1 1	1 1 1 1	1 1 1	0 0 0							0 0 0	0 0 1 1	0 1 0 1	W W W	D D D D								SAUCER SOUND SAUCER FIRE SOUND SAUCER SOUND SELECT SHIP THRUST SOUND
0 0	1 1 1	1 1 1	1 1 1	1 1	0 0 1							1	0	0	W W W	D D								SHIP FIRE SOUND LIFE SOUND NOISE RESET
7	10	0	Į.o.	A.	A	A	A	A	A	A	A.	A	A	A	R	<u>D</u>	D D	- D D	DΩ	00	B	P B	-B-	VECTOR ROM